

#2/IDS  
8/13/01  
C. McKinneyIN THE UNITED STATES PATENT AND TRADEMARK OFFICE

J1011 U.S. PRO  
10/006398  
11/30/01



In re Application of: Colin D. Yates, )  
Nicholas F. Pasch, )  
and Nicholas K. Eib )  
)  
Filed: Herewith )  
)  
Serial Number: Unknown )  
)  
Title: "Alignment Process for Integrated Circuit )  
Structures on Semiconductor Substrate Using )  
Scatterometry Measurements of Latent Images )  
in Spaced Apart Test Fields on Substrate" )

Group Art Unit: Unknown  
Examiner: Unknown

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.56

Honorable Commissioner of Patents  
and Trademarks  
Washington, D.C. 20231

Date: November 30, 2001

Sir:

Pursuant to 37 CFR 1.56, Applicants hereby submit the references listed on the attached form PTO-1449 (modified), which may be relevant to this case. Copies of each of the references are enclosed.

Respectfully submitted,

By: John P. Taylor  
John P. Taylor  
Attorney for Applicants  
Registration No. 22,369  
(909) 699-7551

Mailing Address:

Sandeep Jaggi, Chief Intellectual Property Counsel  
Intellectual Property Law Department  
LSI Logic Corporation  
1551 McCarthy Blvd., Mail Stop D-106  
Milpitas, CA 95035